Post Profile






Gen-Z Consortium Formed: Developing a New Memory Interconnect

Anyone tasked with handling the way data is moved around a processor deserves praise. It takes time, dedication and skill to design something that not only works appropriately and for all edge cases, but also can run at speed and seamlessly for software. The topic of interconnects has featured regularly over recent years, with cache coherent networks and unique custom designs entering both hardware released to the public as well as behind-the-scenes designs.
read more

share

Related Posts


Samsung has joined the Hybrid Consortium Memory Cube

Technology / Mobile : Just Another Mobile Phone Blog

Samsung and Micron have joined forces to develop the new technology of computer memory. The Korean manufacturer to join the project Hybrid Memory Cube Consortium, which makes the task of creating new technology superdense computer m...

IBM Takes the Open Source Path to Server Chip Development

Programming / Open Source : Ostatic

The OpenPower Foundation, an open development community dedicated to accelerating data center innovation, has taken its first steps to deliver actual system designs based on IBM's new Power8 processor. Formed by Google, IBM, Mellano...

ARM’s trifecta: New CPU, GPU, and interconnect hardware on the way

Technology / Hardware : Extremetech

ARM announced a new CPU, GPU, and interconnect today -- all products that will form the backbone of its high-performance hardware in 2016 and beyond. The new chip is a 64-bit processor with an expected clock speed of 3GHz or higher ...

New PC industry consortium to develop next-gen memory interconnect

Technology / Hardware : Extremetech

A new memory standard consortium wants to revolutionize how we connect new storage devices to future computers, and it's promising near-term results.

AMD, ARM, Huawei, IBM, Mellanox, Qualcomm, Xilinx Form CCIX Accelerator Consortium

Technology : Forbes: Tech

On Monday, seven technology companies announced that they had reached an agreement to develop and implement an interconnect that would enable different vendors’ CPUs and accelerators to talk to one another while sharing main memory....

Comments


Copyright © 2016 Regator, LLC